TO: USPTO

Serial No. 10/039,812

- 1. (original) A near-unity divider apparatus in a direct conversion communication device, the divider comprising:
  - a reference frequency output from a frequency source;
- a multiply-by-two circuit that doubles the reference frequency and outputs the doubled frequency;
- a divide-by-three circuit coupled to the multiply-by-two circuit, the divide-bythree circuit divides the doubled frequency by three to output a first fractionallydivided frequency;
- a delay generator coupled to the divide-by-three circuit, the delay generator inputs the first fractionally-divided frequency from the divide-by-three circuit and provides a second fractionally-divided frequency shifted a predetermined time period; and
- a gate circuit that combines the first and second fractionally-divided frequencies to provide a fractionally-divided frequency with an adjustable duty cycle dependant upon the predetermined time period.
- (original) The apparatus of claim 1, wherein the delay generator is coupled to the multiply-by-two circuit, wherein the delay generator uses the doubled frequency as a clock.
- 3. The apparatus of claim 1, wherein the delay generator is coupled to the multiply-by-two circuit, wherein the delay generator uses the doubled frequency as a clock, and the predetermined time period is one half clock cycle such that the duty cycle is fifty-percent.
- 4. (original) The apparatus of claim 1, wherein the gate circuit is an AND gate.
- 5. (original) The apparatus of claim 1, wherein the delay circuit is a Dtype flip-flop.

## Serial No. 10/039,812

6. (original) The apparatus of claim 1, further comprising a switchable frequency doubler coupled in the divider, wherein the frequency doubler switchably doubles the operating frequencies of the apparatus.

18475232350

- 7. (original) The apparatus of claim I, wherein the first fractionallydivided frequency has a two-thirds duty cycle.
- 8. (original) A direct conversion radio communication apparatus with a near-unity divider for limiting on-channel frequencies, the apparatus comprising:
  - a reference frequency output from a frequency source;
- a multiply-by-two circuit that doubles the reference frequency and outputs the doubled frequency;
- a divide-by-three circuit coupled to the multiply-by-two circuit, the divide-bythree circuit divides the doubled frequency by three to output a first fractionallydivided frequency;
- a delay generator coupled to the multiply-by-two circuit and the divide-bythree circuit, the delay generator uses the doubled frequency from the multiply-by-two circuit as a clock and inputs the first fractionally-divided frequency from the divideby-three circuit to provide a second fractionally-divided frequency delayed a predetermined time period; and
- an AND gate circuit that combines the first and second fractionally-divided frequencies to provide a fractionally-divided frequency with an adjustable duty cycle dependant upon the predetermined time period.
- 9. (original) The apparatus of claim 8, wherein the predetermined time period is one half clock cycle such that the duty cycle is fifty-percent.
- 10. (original) The apparatus of claim 8, wherein the delay circuit is a Dtype flip-flop.
- 11. (original) The apparatus of claim 8, further comprising a switchable frequency doubler coupled in the divider, wherein the frequency doubler doubles the

P.8/11

Serial No. 10/039,812

operating frequencies of the apparatus.

12. (original) The apparatus of claim 8, wherein the first fractionallydivided frequency has a two-thirds duty cycle.

18475232350

(original) A method of limiting on-channel frequencies in a direct 13. conversion communication device, the method comprising the steps of: receiving a reference frequency from a frequency source;

doubling the reference frequency to provide a first doubled frequency; dividing the first doubled frequency by three to provide a first fractionally-divided frequency;

shifting the first fractionally-divided frequency to provide a second fractionally-divided frequency; and

gating the first and second fractionally-divided frequencies to provide a fractionally-divided frequency with an adjustable duty cycle dependant upon the predetermined time period.

- 14. (original) The method of claim 13, wherein the shifting step includes clocking the first fractionally-divided frequency with the first doubled frequency.
- 15. (original) The method of claim 13, wherein the dividing step provides a first fractionally-divided frequency with a two-thirds duty cycle.
- 16. (original) The method of claim 13, wherein the gating step uses AND gating.
- 17. (original) The method of claim 13, wherein the shifting step uses a Dtype flip-flop.
- 18. (original) The method of claim 13, further comprising a step of providing a switchable frequency doubler for switchably doubling the reference frequency from the frequency source.

Serial No. 10/039,812

- 19. (original) The method of claim 13, wherein the shifting step includes clocking the first fractionally-divided frequency with the first doubled frequency and shifting the second fractionally-divided frequency by one-half clock cycle such that the gating step provides a duty cycle of fifty-percent.
- 20. (original) The method of claim 19, wherein the shifting step includes delaying the second fractionally-divided frequency by one-half clock cycle.